

FPGAs – EPIC Benefits

Philip Leong
Director, Computer Engineering Laboratory
<http://phwl.org/talks>



THE UNIVERSITY OF
SYDNEY

- › Focuses on how to use parallelism to solve demanding problems
 - Novel architectures, applications and design techniques using VLSI, FPGA and parallel computing technology
- › Research
 - Nanoscale interfaces
 - Machine learning
 - Reconfigurable computing
- › Collaborations
 - Consunet, DST Group
 - Intel, Xilinx
- › Ex-students
 - Xilinx, Intel, Waymo



Overview

FPGA Technology

Applications

Our work



Overview

FPGA Technology


Applications


Our work




User-customisable integrated circuit


- > Dedicated blocks: memory, transceivers and MAC, PLLs, DSPs, ARM cores





Recent Uptake in Reconfigurable Computing





- › FPGAs commercial off-the-shelf
- › They offer an opportunity to implement complex algorithms with higher throughput, lower latency and lower power through
 - **Exploration**– easily try different ideas to arrive at a good solution
 - **Parallelism** – so we can arrive at an answer faster
 - **Integration** – so interfaces are not a bottleneck
 - **Customisation** – problem-specific designs to improve efficiency (power, speed, density)




➤ Vitis: Unified Software Platform




Domain-specific
development
environment

Vitis accelerated
libraries

Vitis core
development kit



Xilinx Vitis Unified Software Platform



https://github.com/Xilinx/Vitis_Libraries

 **Xilinx** @XilinxInc · Jul 1
 #Vitis 2020.1 offers 500+ #FPGA-accelerated #opensource libraries, new Vitis HLS for C/C++ kernel design, improved RTL Kernel integration, better visibility into system performance and more to enable you to leverage the power of Xilinx platforms. Download: bit.ly/2C1WdyP



1 4 12

XILINX
Applications Products Developers Support About

[Vitis Data Analytics Library](#)
2020.1

Search docs

- [Library Overview](#)
- [Requirements](#)
- [License](#)
- [Trademark Notice](#)
- [Release Note](#)
- [L1 User Guide](#)
 - [L1 Module User Guide](#)
- [L2 User Guide](#)
 - [L2 Module User Guide](#)
- [Benchmark Result](#)
 - [Benchmark Result](#)
 - [Performance Data](#)

Random Forest Classification Training

Dataset:

- 1 - HEPMASS (<https://archive.ics.uci.edu/ml/datasets/HEPMASS>)
- 2 - HIGGS (<https://archive.ics.uci.edu/ml/datasets/HIGGS>)

Dataset	Sample Num	Tree Depth	Tree Num	End-to-End (s)	Speedup	Thread num	Spark (s)
1	7000000	5	512	61.20	10.2	28	622.30
1	7000000	5	1024	121.20	15.3	16	1849.724
2	8000000	5	512	70.30	13.3	28	933.83
2	8000000	5	1024	138.84	15.5	16	2154

K-Means Clustering Training

Dataset:

- 1 - NIPS Conference Papers (<http://archive.ics.uci.edu/ml/datasets/NIPS+Conference+Papers+1987-2015>)

https://xilinx.github.io/Vitis_Libraries/data_analytics/2020.1/benchmark/result.html

Overview

FPGA Technology



Applications

Our work



> Compact Muon Solenoid


- Few interesting events ~100 Higgs events/year
- 1.5Tb/s real-time DSP problem
- (2014) More than 500 Virtex and Spartan FPGAs used in real-time trigger
- (2019 doing FPGA-based DNN inference using Vivado HLS)



FPGAS CAN HELP: TARGET APPLICATIONS



Data Analytics



Artificial
Intelligence



Video
Transcoding



Cyber Security




Financial
Acceleration




Genomics

- › Uses FPGAs for DNNs, Bing search, and software defined networking (SDN) acceleration to reduce latency, while freeing CPUs for other tasks
 - 2010: MSR study FPGAs to accelerate Web search
 - 2012: Project Catapult's scale pilot of 1,632 FPGA servers deployed
 - 2013: Bing decision-tree algorithms 40x faster than CPUs
 - 2015: FPGAs deployed at scale in Bing and Azure datacenters (> 1M) - enabled 50% ↑ throughput, 25% ↓ latency.




› Accelerator for SQL Queries (40% of their data analysis)




Evaluation - real case query


- TPC-DS scale = 10 , query3
- Execution time
 - 55x




Key Zynq UltraScale+ RFSoc Benefits:

- Integrated Direct RF data converters for 4x4 TX/RX mobile backhaul architectures
- Multi-Level LDPC codec (SD-FEC) to meet 5G standards and support for custom codes
- Turbo Decode (SD-FEC) for 4G LTE-Advanced and 4G LTE Pro
- DSP48-rich fabric (6,620 GMACs) provides high-performance filtering and encoding/decoding
- 33 Gb/s transceivers for 12.2G CPRI and expansion into 16G & 25G CPRI





- › Amadeus IT Group S.A adjusted profit €1.27B in 2019
- › Accelerated inference of gradient boosted decision trees for search queries and quantified cost



Overview


FPGA Technology

Applications



Our work



Time domain multiplexing of single photons



Initially expectation : Heralded single photon rate should enhance significantly without degrading coincidence to accidental ratio (CAR)




Enhancement : 33%~59%






Time Multiplexing of Single Photons



ARC Linkage with Exablaze

- › A family of kernel methods that can do simultaneous learning and inference
 - Highest reported throughput 80 Gbps (TRETS'17)
 - Lowest reported latency 80 ns (FPT'15)
 - Highest capacity (FPGA'18)



Collaboration with Xilinx



Ours is the most accurate and fastest reported FPGA-based CNN inference implementation CIFAR10: 90.9% acc, 122K fps (TRETS'19)

Next Generation Technology Fund

- › Processing RF signals remains a challenge
 - FPGAs allow integration of radio, machine learning and signal processing



LSTM Spectral prediction: 4.3 μ s latency on Ettus X310 XC7K410T (MILCOM'18)

Ternary Modulation classifier: 488K class/s, 8 μ s latency, Xilinx ZCU111 RFSoc (FPT'19)

Defence Innovation Hub

- › Implementation of a neuromorphic high dynamic range camera-based object detector on FPGAs
- › Significantly improved accuracy in high contrast situations



See paper for details

FPGA


Algorithm 1: DNN Training

```

Define: layer  $l$ ; time  $t$ ; 8-bit weights  $\tilde{W}_l^t$ ; input activations  $x_l^t$ ;
deltas  $\nabla x_l^t$ ; weight updates  $\nabla W_l^t$ ; quantisation
functions  $Q_w, Q_a, Q_e$ ; quantisation scaling coefficients
 $q_w, q_a, q_e$ ; gemm inputs  $A, B$ ; gemm output  $C$ ;
batch size  $K$ ;

1. Forward:
   Software:
   1  $\tilde{x}_l^t, q_a = Q_a(x_l^t); B = im2col(\tilde{x}_l^t);$ 
   Hardware:
   2  $A = (\tilde{W}_l^t)^T;$ 
   3  $C = tofloat(gemm(A, B), q_w, q_a);$ 
   Software:
   4  $x_{l+1}^t = C;$ 
2. Backward:
   Software:
   5  $\nabla \tilde{x}_{l+1}^t, q_e = Q_e(\nabla x_{l+1}^t); tmp = im2col(\tilde{x}_{l+1}^t);$ 
   6 for  $i = 1, 2, \dots, K$  do
   Hardware:
   7  $A = \nabla \tilde{x}_l^t(i)^T; B = tmp(i);$ 
   8  $C = tofloat(gemm(A, B), q_e, q_a);$ 
   Software:
   9  $\nabla W_l^t += C;$ 
   10 end
   Hardware:
   11  $A = \tilde{W}_l^t; B = \nabla \tilde{x}_l^t;$ 
   12  $C = tofloat(gemm(A, B));$ 
   Software:
   13  $\nabla x_l^t = col2im(C);$ 

```



- 17x speed-up over ARM

- Low-Precision (8-bit)
 - All matrix multiplications
 - >95% of DNN operations
- High-Precision ARM
 - Everything else!
 - Of particular importance is the **weight update and gradient accumulator**
- Suits a Zynq platform
 - Fast DDR, shared between PL and floating-point

Overview

FPGA Technology

Applications

Our work



› Industry Trends

- Cloud/edge unification
- **More** Sensors (video and hyperspectral); **more** nodes (edge devices/servers) generating data; **more** computation (DNNs, Monte Carlo methods); **more** bandwidth
- Real-time AI and data science applied at all levels

› FPGAs has advantages for these types of problems

