

# Reconfigurable Computing

## FPGA Architecture

*Architecture should speak of its time and place, but yearn for timelessness. – Frank Gehry*

Philip Leong (philip.leong@sydney.edu.au)  
School of Electrical and Information Engineering

<http://phwl.org/talks>



Permission to use figures have been gained where possible. Please contact me if you believe anything within infringes on copyright.


- › Architecture of an “Island-style” FPGA and how CAD tools map to them
  - Homogeneous model – all logic elements are of a single type
  - FPGA only consists of BLEs and programmable routing
  - Commercial FPGAs have embedded blocks which differentiate products, choice of FPGA strongly influenced by availability of embedded blocks and IP cores
- › Case study
  - Architectural Exploration

# Island-style FPGAs



THE UNIVERSITY OF  
SYDNEY

# Island-style FPGA – Logic Block




Logic Blocks

- used to implement logic
- lookup tables & flip-flops


Altera: LABs


Xilinx: CLBs




## I/O Blocks

- interface off-chip
- can usually support many I/O Standards






- › Logic block and logic element mean the same thing
- › The lookup table size is K
  - What are the consequences of this being too big/small?



(a) Basic logic element (BLE)



## Basic Logic Gate: Lookup-Table




Function of each lookup table can be configured by shifting in bit-stream.

- › Show how we can implement  $A+B.C$  with the LUT in the previous slide
- › How many of the following does a K-input LUT use?
  - SRAM cells
  - MUX pass transistors
  - MUX select buffers?


- › Show how we can implement  $A+B.C$  with the LUT in the previous slide
- › How many of the following does a  $K$ -input LUT use?
  - SRAM cells ( $2^K$ )
  - MUX pass transistors ( $\sum_{i=1}^k 2^i$ )
  - MUX select buffers? ( $K$ )

## SRAM cell




› How many transistors?

## > Mapping gates to LUTs:




## > Depth-optimal mapping




Cluster accepts  $I$  inputs and consists of  $N$  basic logic elements with multiplexed inputs

- › FPGA logic blocks (LABs, CLB's) usually contain several LUTs:




- › Clustering groups LUTs into LAB-sized clusters
  - Idea: try to encapsulate as much activity inside each cluster as possible




Connect Logic Blocks  
using Fixed Metal  
Tracks and  
Programmable  
Switches






Connect Logic Blocks  
using Fixed Metal  
Tracks and  
Programmable  
Switches



- ›  $F_{c,in}$  is the number of input connections from routing to cluster



# Case Study: Xilinx FPGAs



THE UNIVERSITY OF  
SYDNEY



**XILINX**

ALL PROGRAMMABLE™

## 7 Series FPGA Overview


Source of slides that follow: Xilinx

# 7 Series FPGA Families

	ARTIX <sup>7</sup>	KINTEX <sup>7</sup>	VIRTEX <sup>7</sup>
<b>Maximum Capability</b>	<b>Lowest Power and Cost</b>	<b>Industry's Best Price/Performance</b>	<b>Industry's Highest System Performance</b>
Logic Cells	<b>20K – 355K</b>	<b>70K – 480K</b>	<b>285K – 2,000K</b>
Block RAM	<b>12 Mb</b>	<b>34 Mb</b>	<b>65 Mb</b>
DSP Slices	<b>40 – 700</b>	<b>240 – 1,920</b>	<b>700 – 3,960</b>
Peak DSP Perf.	<b>504 GMACS</b>	<b>2,450 GMACs</b>	<b>5,053 GMACS</b>
Transceivers	<b>4</b>	<b>32</b>	<b>88</b>
Transceiver Performance	<b>3.75Gbps</b>	<b>6.6Gbps and 12.5Gbps</b>	<b>12.5Gbps, 13.1Gbps and 28Gbps</b>
Memory Performance	<b>1066Mbps</b>	<b>1866Mbps</b>	<b>1866Mbps</b>
I/O Pins	<b>450</b>	<b>500</b>	<b>1,200</b>
I/O Voltages	<b>3.3V and below</b>	<b>3.3V and below 1.8V and below</b>	<b>3.3V and below 1.8V and below</b>

## ➤ The Virtex-7 family has several devices

- Virtex-7: General logic
- Virtex-7XT: Rich DSP and block RAM, higher serial bandwidth
- Virtex-7HT: Highest serial bandwidth



- Common elements enable easy IP reuse for quick design portability across all 7 series families
  - Design scalability from low-cost to high-performance
  - Expanded eco-system support
  - Quickest TTM

 **Logic Fabric**  
LUT-6 CLB

 **Precise, Low Jitter Clocking**  
MMCMs

 **On-Chip Memory**  
36Kbit/18Kbit Block RAM

 **Enhanced Connectivity**  
PCIe<sup>®</sup> Interface Blocks


 **DSP Engines**  
DSP48E1 Slices

 **Hi-perf. Parallel I/O Connectivity**  
SelectIO<sup>™</sup> Technology


 **Hi-performance Serial I/O Connectivity**  
Transceiver Technology



Artix<sup>™</sup>-7 FPGA



Kintex<sup>™</sup>-7 FPGA




Virtex<sup>®</sup>-7 FPGA




# Fourth-Generation ASMBL Architecture

- Optimized FPGA feature mix for different families/members
  - FPGA comprises columns of different resources
  - Clocking, I/O, BRAM, DSP, HSSIO
- Enables the unified architecture between the different 7 series families
- Enables different resource ratios within the different devices



CMT=clock management tile, HSSIO=high speed serial I/O

- **Two side-by-side slices per CLB**
  - Slice\_M are memory-capable
  - Slice\_L are logic and carry only
- **Four 6-input LUTs per slice**
  - Consistent with previous architectures
  - Single LUT in Slice\_M can be a 32-bit shift register or 64 x 1 RAM
- **Two flip-flops per LUT**
  - Excellent for heavily pipelined designs
  -




## ➤ 36K/18K block RAM


- All Xilinx 7 series FPGA families use same block RAM as Virtex-6 FPGAs

## ➤ Configurations same as Virtex-6 FPGAs


- 32k x 1 to 512 x 72 in one 36K block
- Simple dual-port and true dual-port configurations
- Built-in FIFO logic
- 64-bit error correction coding per 36K block
- Adjacent blocks combine to 64K x 1 without extra logic



- All 7 series FPGAs share the same DSP slice
  - 25x18 multiplier
  - 25-bit pre-adder
  - Flexible pipeline
  - Cascade in and out
  - Carry in and out
  - 96-bit MACC
  - SIMD support
  - 48-bit ALU
  - Pattern detect
  - 17-bit shifter
  - Dynamic operation (cycle by cycle)



- **Based on the established Virtex-6 FPGA clocking structure**
  - All 7 series FPGAs use the same unified architecture
- **Low-skew clock distribution**
  - Combination of paths for driving clock signals to and from different locations
- **Clock buffers**
  - High fanout buffers for connecting clock signals to the various routing resources
- **Clock regions**
  - Device divided into clock regions with dedicated resources
- **Clock management tile (CMT)**
  - One MMCM and one PLL per CMT
  - Up to 24 CMTs per device



MMCM = mixed mode clock manager

## ➤ Two distinct I/O types


- High range: Supports standards up to 3.3V
- High performance: Higher performance with more I/O delay capability
  - Supports I/O standards up to 1.8V

## ➤ Extension of logic layer functionality


- Wider input/output SERDES
- Addition of independent ODELAY

## ➤ New hardware blocks to address highest I/O performance


- Phaser, IO FIFO, IO PLL



- Largest Virtex-7 device is almost three times the size of the largest Virtex-6 device
  - Growth is higher than Moore's Law dictates
- Enabled by Stacked Silicon Interconnect (SSI) technology
  - Multiple FPGA die on a silicon interposer
  - Each die is referred to as a Super Logic Region (SLR)
  - Vast quantity of interconnect between adjacent SLRs are provided by the interposer



- Enables substantially larger devices
- Device is treated as a single monolithic device
  - Tool chains place and route complete device as if it was one die
- Minor design considerations around clocking and routing




TSV=through silicon via, c4=controlled collapse chip connection



# High-Speed Serial I/O Transceivers

- Available in all families
- GTP transceivers – up to 3.75 Gbps
  - Ultra high volume transceiver
  - Wire bond package capable
- GTX transceivers – up to 12.5 Gbps
  - Support for the most common 10 Gbps protocols
- GTH transceivers – up to 13.1 Gbps
  - Support for 10 Gbps protocols with high forward error correction overhead
- GTZ transceivers – up to 28 Gbps
  - Enables next generation 100–400Gbps system line cards



## ► Features


- Compliant to PCIe Revision 2.1
- Endpoint & root port
- AXI user interface
- <100 ms configuration\*
- FPGA configuration over PCI Express\*
- End-to-end CRC\*
- Advanced error reporting\*
- 100-MHz clocking

## ► New wrappers

- Multi-function\*
- Single-root I/O virtualization\*


## ► Configurations

- Lane widths: x1-8
- Data rates: Gen1 & Gen2 (2.5/5.0 Gbps)
- Dependent on GT and fabric speed




\*New features in 7 series

# XADC: Dual 12-Bit 1-MSPS ADCs



# Cost, Power, and Performance

- The different families in the 7 series provide solutions to address the different price/performance/power requirements of the FPGA market
  - Artix-7 family: Lowest price and power for high volume and consumer applications
    - Battery powered devices, automotive, commercial digital cameras
  - Kintex-7 family: Best price/performance
    - Wireless and wired communication, medical, broadcast
  - Virtex-7 family: Highest performance and capacity
    - High-end wired communication, test and measurement, advanced RADAR, high performance computing



- Each 7 series I/O bank contains one type of I/O
  - High (voltage) Range (HR)
  - High Performance (HP)
- Different devices have different mixtures of I/O banks


I/O Types	Artix-7 Family	Kintex-7 Family	Virtex-7 Family	Virtex-7 XT/HT Family
High Range	All	Most	Some	
High Performance		Some	Most	All

➤ Different families have different MGT devices


- Artix-7 family: GTP
- Kintex-7/Virtex-7 family: GTX
- Virtex-7 XT family: Mixture of GTX and GTH
- Virtex-7 HT family: Mixture of GTH and GTZ

Speed Grade	Artix GTP		Kintex GTX			Virtex GTX		Virtex GTH		Virtex GTZ	
	min	max	min	max	max (FF)	min	max	min	max	min	max
1LC/I	0.612	3.125	0.612	5.0	6.6	0.612	6.6	0.612	10.3125	N/A	N/A
1C/I	0.612	3.125	0.612	5.0	6.6	0.612	6.6	0.612	10.3125	TBD	TBD
2C/I	0.612	3.75	0.612	6.6	10.3125	0.612	10.3125	0.612	13.1	28.05	28.05
3C	N/A	N/A	0.612	6.6	12.5	0.612	12.5	0.612	13.1	28.05	28.05

- Ultra low-cost wire bond technology
- Small form factor
- Fourth generation sparse chevron pin pattern
- Speeds up to 1.066 Gbps for parallel I/O
- Speeds up to 3.75 Gbps for MGT




- Kintex-7 devices are available in two different packages
  - Low cost bare die flip chip (FB) and conventional flip chip (FF)
  - Small form factor packaging available
- Fourth generation sparse chevron pin pattern
- Speeds up to 2.133 Gbps for parallel I/O
- Speeds up to 12.5 Gbps for MGT in FF package, and 6.6 Gbps in FB package
- FB package has discrete substrate decoupling capacitors for MGT power supplies





- High performance flip chip (FF) package
- Fourth generation sparse chevron pin pattern
- Speeds up to 2.133 Gbps for parallel I/O
- Speeds up to 28.05 Gbps for MGT
- Discrete substrate decoupling capacitors:
  - MGT power supplies
  - Block RAM power supplies
  - I/O pre-driver power supplies




- Hard blocks needed for performance, power and low area
- Different types of FPGAs have different features to address FPGA market
  - Artix-7 family: Lowest price and power
  - Kintex-7 family: Best price/performance
  - Virtex-7 family: Highest performance/capacity

# Architectural Evaluation



THE UNIVERSITY OF  
SYDNEY

- › What value of  $I$  should we choose so 98% of LUTs in a cluster can be used?
- › What is the effect of  $K$  and  $N$  on area and delay?
- › These questions are circuit-specific so they involve an interaction of CAD tools with the architecture



- › Spice simulations used to characterize cluster and routing delays
- › Timing model in VPR updated

Circuit	# of 4-Input BLBs	# of Nets
alu4	1522	1536
apex2	1878	1916
apex4	1262	1271
bigkey	1707	1936
clma	8383	8445
des	1591	1847
diffeq	1497	1561
dsip	1370	1599
elliptic	3604	3735
ex1010	4598	4608
ex5p	1064	1072
friac	3556	3576
misex3	1397	1411
pdc	4575	4591
s298	1931	1935
s38417	6406	6435
s38584.1	6447	6485
seq	1750	1791
spla	3690	3706
tseng	1047	1099
display_chip	1794	2419
img_calc	10141	10180
img_interp	2727	2769
input_chip	807	841
peak_chip	809	840
scale125_chip	2632	2654
scale2_chip	1189	1202
warping	1353	1394






Fig. 6. Number of Inputs Required for 98% Logic Block Utilization

Empirical relationship: 
$$I = \frac{K}{2} (N + 1)$$







Number of clusters reduced as K increases but area increased




› Intra-cluster mux area significant for large cluster size






- › Area measure is geometric average of total area of all benchmarks
- › LUTs of size 4-5 are most area efficient
- › Reduction in area as cluster size increased from 1 to 3 for all LUT sizes. For  $N > 4$ , little impact on total area




› Decreases linearly with K

- › As LUT and cluster size increases
  - delay through a cluster increases
  - number of LUTs and clusters in series on critical path decreases







LUTs size 4-6 and cluster size 3 to 10 best

- › Introduced island style FPGA architecture
- › [1] describes a methodology for evaluating the impact of different architectural parameters on area, delay, area\*delay
- › Remember that the results are also a function of IC technology, CAD tools and benchmarks
- › The VPR tool allowed **exploration** of different architectural choices without actually building the FPGAs
  - Common theme in this course

- [1] Elias Ahmed, Jonathan Rose: The effect of LUT and cluster size on deep-submicron FPGA performance and density. *IEEE Trans. VLSI Syst.* 12(3): 288-298 (2004)

- › What is K and N for the Virtex-7 and Stratix-V architectures?
- › How many LUTs does it take to implement a full adder?
- › How is I related to K and N?
- › How does K&N affect LUT area?
- › Would changing the benchmarks change the results of this study?